


23.06.03



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets



Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02078038.3

**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;
im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

DEN HAAG, DEN
THE HAGUE,
LA HAYE, LE

10/03/03

BEST AVAILABLE COPY



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

Blatt 2 der Bescheinigung
Sheet 2 of the certificate
Page 2 de l'attestation

Anmeldung Nr.:
Application no.:
Demande n°: 02078038.3

Anmeldetag:
Date of filing:
Date de dépôt: 25/07/02

Anmelder:
Applicant(s):
Demandeur(s):
Koninklijke Philips Electronics N.V.
5621 BA Eindhoven
NETHERLANDS

Bezeichnung der Erfindung:
Title of the invention:
Titre de l'invention:
Source-to-source partitioning compilation

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:
State:
Pays:

Tag:
Date:
Date:

Aktenzeichen:
File no.
Numéro de dépôt:

Internationale Patentklassifikation:
International Patent classification:
Classification Internationale des brevets:

/

Am Anmeldetag benannte Vertragsstaaten:
Contracting states designated at date of filing:
Etats contractants désignés lors du dépôt:

AT/BG/BE/CH/CY/CZ/DE/DK/EE/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/

Bemerkungen:
Remarks:
Remarques:

Source-to-source partitioning compilation

EPO - DG 1

25. 07. 2002

(106)

TECHNICAL FIELD

The present invention relates to a method for partitioning a specification in a source code.

5 The present invention further relates to a codesign method for producing a target system; the target system comprising a general-purpose processor and at least one co-processor; the codesign method comprising the method for partitioning according to Claim 2, and wherein the first partial specification is converted to object code by means of a compiler, and the second partial specification is converted to a specification of a co-processor.

10 The present invention further relates to a partitioning compiler program product being arranged for implementing all the steps of the method for partitioning according to Claim 1 when said partitioning compiler program is run on a computer system.

BACKGROUND ART

15 Target systems comprising both a general-purpose processor and a co-processor allow combining flexibility and speed for execution of a set of functions. The general-purpose processor is software controlled and can be adapted to many different desired purposes by the use of suitable software, providing a great flexibility. However, for a given function, a software-controlled processor is usually slower than a co-processor dedicated to that function. When using a co-processor, the speed of operation is increased at
20 the expense of flexibility. Furthermore, the use of a co-processor increases the power efficiency of the target system. The co-processor is suitable for the task for which it was designed, but it may not be suitable for a modified version of that task. However, defining a co-processor on a reconfigurable circuit, such as a Field Programmable Gate Array (FPGA) can increase the flexibility of the hardware. Such a logic circuit can be repeatedly configured
25 in different ways.

For target systems comprising both a general-purpose processor and a co-processor, the co-processor is used to execute particular functions, e.g. those requiring speed, and the software can perform the remaining functions. The design of such target systems is known as hardware/software codesign. Within the design process, it must be decided, for a

target system with a desired functionality, which functions are to be performed by the co-processor and which in software. This is known as hardware/software partitioning. After partitioning the specification of the desired functionality into a part to be implemented in software and a part to be implemented by a co-processor, the actual implementation has to be performed. A compiler converts the part to be implemented in software into machine code to be executed by the general-purpose processor, and for example a hardware synthesis tool configures the hardware or generates a netlist, as defined by its part of the specification. WO 00/38087 describes a hardware/software codesign system for making an electronic circuit that includes both a co-processor and software controlled resources. The codesign system receives a behavioral description of the target electronic system and automatically partitions the required functionality between hardware and software. The partitioner generates a control/data-flow graph from an abstract syntax tree. It then operates on the parts of the description which have not already been assigned to resources by the user.

It is a disadvantage of the prior art hardware/software codesign method that, once the hardware/software partitioning has been made, it is not possible to convert the hardware part and/or the software part back to the original source code of the specification. This results in two serious drawbacks. The first is that after partitioning it is practically impossible for the user to make any manual changes to the partitioned specification. This may be very useful in practice to improve the performance of the target system, e.g. by manually transferring additional functionality to the co-processor. Secondly, the software compilation and hardware synthesis will have to be performed on the obtained control/data-flow graph representation, meaning that these steps will have to be performed by the same tool used for hardware/software partitioning. In practice, this tool may not generate the most efficient machine code and/or hardware configuration. The use of a compiler specific for the general-purpose processor as well as a design tool and/or compiler specific for the co-processor allows obtaining an optimal performance for the target system.

DISCLOSURE OF INVENTION

An object of the invention is to provide a hardware/software partitioning method that, after partitioning, allows conversion of the part to be implemented by the co-processor as well as the part to be implemented by software into a specification in a source code language.

This object is achieved with a method for partitioning a specification in a source code, characterized in that the method comprises the following steps: converting the

specification into a plurality of abstract syntax trees; partitioning the plurality of abstract syntax trees into at least a first set and a second set, the first set of abstract syntax trees to be implemented by a general-purpose processor and the second set of abstract syntax trees to be implemented by a co-processor.

5 The partitioning method operates on a plurality of abstract syntax trees that is a representation of the source program. A specification represented in the form of an abstract syntax tree can be translated back to a specification in a source code language. Therefore, after partitioning, such a translation can be made for the part to be implemented by the general-purpose processor as well as the part to be implemented by the co-processor.

10 An embodiment of the invention is characterized in that the method for partitioning further comprises the following step: converting the first set of abstract syntax trees to a first partial specification in the source code and converting the second set of abstract syntax trees to a second partial specification in the source code. An advantage of this embodiment is that it greatly facilitates the user to add manual changes to the first and to the
15 second partial specification. Another advantage of this embodiment is that a specific compiler and a specific design tool can be used for implementing the first and second partial specification in the general-purpose processor and the co-processor, respectively.

 An embodiment of the invention is characterized in that the step of partitioning the plurality of abstract syntax trees into a first set of abstract syntax trees and a
20 second set of abstract syntax trees comprises a step of out-lining at least one abstract syntax tree based on profile data. An advantage of this embodiment is that it allows transferring the critical part of the specification to the part to be executed by the co-processor, by providing information for recognizing this critical part. Furthermore, it allows automating the hardware/software partitioning by using the profile data as input data for a partitioning
25 compiler program.

 An embodiment of the invention is to provide a codesign method for producing a target system, the target system comprising a general-purpose processor and at least one co-processor; the codesign method comprising the method for partitioning according to Claim 2, and wherein the first partial specification is converted to object code by
30 means of a compiler, and the second partial specification is converted to a specification of a co-processor. An advantage of this embodiment is that manual changes to the partitioned specification can easily be made, since this specification is in the original source code language. For example, manually transferring additional functionality from the part to be implemented by a general-purpose processor to the part to be implemented by the co-

processor. Furthermore, when designing the target system, both a compiler program specific for the general-purpose processor as well as a design tool and/or compiler specific for the co-processor can be used. As a result, an optimal performance for the target system can be obtained.

5 An embodiment of the invention is characterized in that the codesign method further comprises a step for defining an interface between the general-purpose processor and the co-processor. An advantage of this embodiment is that it allows exchanging information between the general-purpose processor and the co-processor, for example for synchronization purposes or exchanging references for reading and writing data.

10 An embodiment of the invention is characterized in that the interface between the general-purpose processor and the co-processor comprises a remote function call; the remote function call having a set of parameters; the set of parameters comprising an identifier for the function to be called, at least one reference pointing to the input data of the function to be called and at least one reference pointing to the result data of the function to be called. An
15 advantage of this embodiment is that the remote function call allows synchronizing the general-purpose processor and the co-processor, and transferring references for input data as well as result data.

 An embodiment of the invention is characterized in that the set of parameters of the remote function call further comprises a reference used for storing information on the
20 return status of the function to be called. In case the function to be executed by the co-processor has more than one point of exit, information on the actual point of exit has to be made available to the general-purpose processor for determining at which point in the software it has to restart its execution. By using a reference for storing information on the return status of the function executed by the co-processor, the general-purpose processor has
25 access to this information.

 An embodiment is characterized in that the general-purpose processor is a digital signal processor. Digital signal processors typically deal with applications in which a relatively small part of the specification determines the overall execution time. By executing this part of the application using a co-processor the overall performance can be increased.

30 A partitioning compiler program product according to the invention being arranged for implementing all the steps of the method for partitioning according to Claim 1 when said partitioning compiler program is run on a computer system. An advantage of this product is that it allows automating the hardware/software partitioning, and thus increasing the efficiency.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the described embodiments will be further elucidated and described with reference to the drawings:

5 Fig. 1 shows a plurality of abstract syntax trees obtained after scanning and parsing a source code fragment.

 Fig. 2 shows a first and a second set of abstract syntax trees obtained after partitioning the plurality of abstract syntax trees shown in Fig. 1.

10 Fig. 3 shows a codesign method according to the invention, for producing a target system.

 Fig. 4 shows a flow of statement execution through a part of a specification prior to partitioning.

 Fig. 5 shows a flow of statement execution after partitioning.

15 Fig. 6 shows a target system produced by a codesign method according to the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

 In a first embodiment of a method of partitioning according to the invention, the user has written a program in C as a source code language, that should be partitioned in a
20 first part to be implemented by a general-purpose processor and a second part to be implemented by a co-processor. By way of example, a fragment of the source code of the C program consists of three functions *f*, *g* and *h*, each having an integer as input parameter and two arbitrary statements that should be executed:

```
25  f (int x)
    {
```

```
        s1;
        s2;
```

```
    }
```

30

```
g (int y)
{
```

```
        s3;
        s4;
```

35

```
}
```

```
h (int z)
```

```
5 {  
    s5;  
    s6;  
}
```

10

The method of partitioning is shown using above mentioned source code fragment. In a first step, the source code is translated to a plurality of Abstract Syntax Trees (AST). A plurality of abstract syntax trees represents the internal structure of a source code in abstract syntax by using a tree as data structure. An AST has nodes that are labeled with the production names, and leaves that represent the terminals in the grammar. The translation of a source code into a plurality of abstract syntax trees can be done by means of a parser, which obtains its input from a scanner, and subsequently constructs the plurality of abstract syntax trees. Both the techniques of scanning and consequently parsing of a source code are known principles from the field of compiler technology. The resulting plurality of abstract syntax trees 101 of the source code fragment comprising functions *f*, *g* and *h* is shown in Fig. 1. In Fig. 1, three abstract syntax trees are shown with nodes FD1, FD2 and FD3, referring to function definition, FH to function header, FB to function body and PL to parameter list. These abbreviations are followed by a reference number. The parameter lists PL1, PL2 and PL3 are not further specified.

In a second step, the plurality of abstract syntax trees 101 is partitioned into a first and a second set. The first set of abstract syntax trees is to be implemented by a general-purpose processor and the second set of abstract syntax trees is to be implemented by a co-processor. The abstract syntax trees to be implemented by the co-processor are selected to be transferred to the second set of abstract syntax trees. The selected abstract syntax trees may correspond to a specific function or a specific statement in the source code fragment comprising functions *f*, *g* and *h*. The process of transferring specific abstract syntax trees from the plurality of abstract syntax trees 101 to the second set of abstract syntax trees is referred to as out-lining. When out-lining an abstract syntax tree, corresponding to either a

statement or a function called by another function, it is replaced by a new abstract syntax tree in the first set corresponding to a function which calls either the transferred statement or function. In case the transferred statement or function has variables, these variables are passed as arguments to the transferred statement or function.

5 Referring to Fig. 1, the abstract syntax tree with node FD3 and its branches, corresponding to the function h in the source code fragment, is selected for transfer to the second set of abstract syntax trees. Furthermore, the abstract syntax tree with only leaf s4, corresponding to statement s4 of function g in the source code fragment, is selected for transfer to the second set of abstract syntax trees. Statement s4 uses variable y, not shown in
10 the source code fragment. By out-lining and replacing of abstract syntax trees the plurality of abstract syntax trees 101 is partitioned into a first set 201 and a second set 203 of abstract syntax trees.

Referring to Fig. 2, it shows the first 201 and second set 203 of abstract syntax trees obtained after partitioning of the plurality of abstract syntax trees 101. Out-lining of
15 abstract syntax tree s4 of the plurality of abstract syntax trees 101 is realized by creating a function in the second set of abstract syntax trees 203, corresponding to the abstract syntax tree with node FD7 and its branches. Out-lining of abstract syntax tree s4 in the plurality of abstract syntax trees 101 is followed by replacing abstract syntax tree s4 by a function call to the function k present as abstract syntax tree FD7 in the second set of abstract syntax trees
20 203. The variable y is passed as an argument to the new function k created in the second set of abstract syntax trees 203. The first set of abstract syntax trees 201 comprises the abstract syntax tree with node FD4 and its branches, corresponding to function f in the source code fragment. It further comprises the abstract syntax tree with node FD5, with abstract syntax tree k in one of its branches. The second set of abstract syntax trees 203 comprises an abstract
25 syntax tree with node FD6 and its branches, corresponding to function h in the source code fragment. It further comprises an abstract syntax tree with node FD7 and its branches, corresponding to statement s4 of function g in the source code fragment.

The abstract syntax trees to be transferred to the second set of abstract syntax trees 203 can be selected by manually marking the corresponding functions or statements in
30 the source code fragment. The user has to make the selection for the functionality to be transferred to the co-processor. This information is added to the plurality of abstract syntax trees 101 when converting the source code fragment into the plurality of abstract syntax trees and this information is subsequently used for partitioning. The first set 201 and the second set 203 of abstract syntax trees can be translated back to a specification in a source code

language. All necessary internal information of a source code is still present in an abstract syntax tree representation to allow such a translation.

In some embodiments the specification is partitioned into more than two sets of abstract syntax trees, for example into three sets of abstract syntax trees. The first set is implemented by a general-purpose processor, and the second and third set are implemented by a first and a second co-processor, respectively. An advantage of this embodiment is that it allows defining multiple co-processors, each dedicated for executing a specific part of the specification.

In an advantageous embodiment the first set of abstract syntax trees 201 is converted to a first partial specification in the source code language, and the second set of abstract syntax trees 203 is converted to a second specification in the source code language. When converting the first set of abstract syntax trees 201, the following first partial specification is obtained:

```
15  f (int x)
    {
        s1;
        s2;
    }
20  g (int y)
    {
        s3;
        k(y);
25  }
```

When converting the second set of abstract syntax trees 203, the following second partial specification is obtained:

```
30  h (int z)
    {
        s5;
        s6;
    }
35  k (int y)
```

```
{  
    s4;  
}
```

5 The user may add manual changes to the first and second partial specification. Implementing the first and second partial specification in the general-purpose processor and the co-processor, respectively, can be done by means of a specific compiler and a specific design tool and/or compiler.

10 In another embodiment the step of partitioning the plurality of abstract syntax
101 trees into a first 201 and a second set 203 of abstract syntax trees comprises a step of out-
lining at least one abstract syntax tree based on profile data. The critical part of the
specification is most obvious to be executed by the co-processor. By running the application
as defined by the specification using typical input data, profile data can be obtained. The type
of relevant profile data depends, among other things, on the characteristics of the co-
15 processor. For example, if the co-processor is capable of fast executing operations in parallel,
the profile data are focussed on the number of times an operation is executed and the amount
of parallelism it possesses. The profile data are used to select the critical operations in the
specification, so that the corresponding abstract syntax trees can be transferred to the second
set of abstract syntax trees 203. As a result, the co-processor will implement the critical part
20 of the specification. Furthermore, the use of profile data allows automatic partitioning of the
specification into a first and a second partial specification.

Referring to Fig. 3, schematically a codesign method is shown for producing a
target system. The target system comprises a general-purpose processor and a co-processor.
In the first step 303 a specification in the source code language C 301 is partitioned into a
25 first partial specification in C 309 to be implemented by the general-purpose processor and a
second partial specification in C 311 to be implemented by the co-processor. This step 303
comprises the method for partitioning a specification in a source code, according to an earlier
described embodiment:

- conversion of the specification in the source code language C 301 into a
30 plurality of abstracts syntax trees by means of a scanner and a parser.
- partitioning the plurality of abstract syntax trees into a first set and a second
set of abstract syntax trees, using profile data for identifying the critical operations that
should be implemented by the co-processor.

- translating the first set of abstract syntax trees to a first partial specification in C 309 and translating the second set of abstract syntax trees to a second partial specification in C 311.

5 In a next step the user may add manual changes 305 and 307 to the first 309 and second partial specification 311, respectively. For example, functionality can be transferred from the first to the second partial specification, if desired. The fact that these specifications are in the original source code greatly facilitates the user to make any manual changes.

10 In the following step 313, the first partial specification in C 309 is converted to executable machine code 315, using a specific compiler for the general-purpose processor. In a step 317, which can be executed in parallel with step 313, the second partial specification 311 is converted to a specification of the co-processor 319 using a specific design tool and/or compiler. In some embodiments the specification of the co-processor is a hardware specification, for example in the form of a netlist, for designing an Application Specific IC
15 (ASIC). In other embodiments, the co-processor specification is a hardware design and a configuration specification for a configurable processor, or only a configuration specification if an already existing configurable processor is used. In some further embodiments, the co-processor specification is a hardware design and a software specification, for example in the form of micro-code or executable machine code, for a programmable processor, or only a
20 software specification if an existing programmable processor is used.

In a different embodiment, during the first step 303 of the codesign method an interface is defined between the general-purpose processor and the co-processor. This interface can be defined after partitioning in a first 309 and a second 311 partial specification. It may consist of memory addresses for reading and writing of data, as well as reading and
25 writing of control information necessary for the synchronization between the general-purpose processor and the co-processor.

In an advantageous embodiment the interface between the general-purpose processor and the co-processor comprises a remote function call. Via the remote function call, the general-purpose processor calls a function implemented by the co-processor, and
30 resumes execution at the moment the co-processor has finished executing the particular function. Alternatively, the general-purpose processor could switch to a different task in the meantime. By using a remote function call the synchronization between the general-purpose processor and the co-processor is implicitly present. When performing a remote function call, an identifier for the function to be executed by the co-processor is passed as a parameter.

Furthermore, the memory addresses for obtaining the input data as well as the memory addresses for writing the result data of the particular functions are passed as parameters of the remote function call. The co-processor can read the input data from and write the output data to a system memory.

5 In some embodiments also a memory reference used for storing information on the return status of the function executed by the co-processor is passed as a parameter of the remote function call. In case the particular function has more than one point of exit and control is returned to the general-purpose processor after execution of that function, the general-purpose processor has access to information on which point in the software it has to
10 resume its execution. Via this memory reference the general-purpose processor can retrieve the return status of the particular function.

 In some embodiments, during the first step 303 of the codesign method functionality transferred to the second set of abstract syntax trees is replicated in the first set of abstract syntax trees. Referring to Fig. 4, schematically the flow of function calls through a
15 part of a specification is shown. At a point of execution, a function call FC is made to statement S1, which contains an `if then - else` construction. Statement S1 may be followed by statement S4 or statement S2, depending on the outcome of the evaluation of the guard of the `if then - else` construction. After executing statement S4, statement S2 is executed. Execution of statement S2 is followed by execution of statement S3. Next,
20 statement S3 returns control. The critical path CP comprises statements S1, S2 and S3 and these are in the form of their corresponding abstract syntax trees transferred to the second set of abstract syntax trees. The corresponding abstract syntax tree of statement S1, in the first set of abstract syntax trees, is replaced by a new abstract syntax tree for making a function call to the out-lined statements S1, S2 and S3. During execution, statements S1, S2 and S3
25 are executed by the co-processor. However, incidentally, statement S1 may be followed by statement S4, and in that case control is returned to the general-purpose processor. In order to reduce the overhead resulting from function calls between the general-purpose processor and the co-processor, statement S2 and S3 are replicated in the first set of abstract syntax trees, by adding their corresponding abstract syntax trees. The resulting flow of statement execution is
30 shown in Fig. 5. Referring to this figure, the replicated statements are shown as statement S2' and statement S3', respectively. The co-processor executes the statements referred to by 501, and the general-purpose processor executes the statements referred to by 503. Statement S3 and statement S3' both have the same point of return, after finishing their execution. The loss

of performance in case, incidentally, the statements S2' and S3' have to be executed by the general-purpose processor is outweighed by the gain obtained by the reduced overhead.

Referring to Fig. 6, a target system 601 is shown as designed with a codesign method according to an embodiment of the invention. The target system comprises a system memory SM, a general-purpose processor GP, a co-processor COP and a system bus SB. The system memory SM, the general-purpose processor GP and the co-processor COP are coupled via the system bus SB. The system memory SM comprises a plurality of memory registers 603. The general-purpose processor GP comprises a register file 605. The co-processor COP comprises a register file 607, a configuration memory CM, a control logic CL and a program counter PC. After partitioning the specification, a number of functions is implemented by the co-processor COP. The co-processor COP is configured by the configuration memory CM to perform these functions. Functionality implemented by the co-processor COP in this embodiment is a vector addition:

$$C[i] = A[i] + B[i]$$

wherein A, B and C refer to the three vectors involved and i refers to an array index.

In this embodiment, the co-processor is a configurable processor, for example a Field Programmable Gate Array (FPGA). In other embodiments, the co-processor is a programmable processor, for example a Very Large Instruction Word (VLIW) processor or an Application Specific Integrated Processor (ASIP), or the co-processor comprises an Application Specific IC (ASIC).

The general-purpose processor GP starts executing the application. At the moment the general-purpose processor GP wants to switch control to the co-processor COP, it makes a remote function call. For example, in case the vector addition program should be executed. During the remote function call the following parameters are passed to the co-processor COP:

- func_id: identifier of the vector addition function in the co-processor COP.
- &A, &B, &C: addresses in the system memory SM of the three vectors involved in the computation.
- &ret_stat: address in the system memory SM of the variable that will store the return status of the function executed by the co-processor COP.

Prior to the remote function call, all parameters are stored in the register file 605 of the general-purpose processor GP. During the remote function call, these parameters are passed to the co-processor COP. In this embodiment these parameters are written into the register file 607, via a direct connection between the general-purpose processor GP and a port of the co-processor COP, not shown in Fig. 6. In some embodiments, the co-processor COP can read these parameters from memory, in a pre-defined virtual register file. In other embodiments, the general-purpose processor GP can write these parameters directly into the register file 607 via memory-mapped IO.

The `func_id` parameter stored in the register file 607 of the co-processor COP is read by control logic CL and translated into a program counter PC that points to the first configuration of the vector addition program in the configuration memory CM. In case the vector addition does not fit into a single configuration, larger computations might require multiple configurations that are changed at run-time. In this case the program counter PC will point to the first configuration of the set.

The co-processor COP accesses the system memory SM independently of the general-purpose processor GP, via the system bus SB. The values of the vectors A and B are read from the corresponding registers of the plurality of memory registers 603 of the system memory SM. The vector addition program is executed by the co-processor COP, using the values of A and B. After execution, the calculated value of C is written to the corresponding memory registers of the plurality of memory registers 603 by the co-processor COP, via the system bus SB. The value of variable `ret_stat` is also written to the corresponding memory register of the plurality of memory registers 603 by the co-processor COP, using the address of the variable `ret_stat` as stored in register file 607. Synchronization means, not shown in Fig. 6, are provided so that the co-processor COP can signal to the general-purpose processor GP it has completed its task, for example by means of an interrupt. Subsequently the general-purpose processor GP can read the value of the parameter `ret_stat` from the corresponding memory register of the plurality of memory registers 603 of the system memory SM, via the system bus SB. Using the value of `ret_stat` the general-purpose processor GP can determine at which point it should continue its execution and actually resumes executing the application or task.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any

reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention can be implemented by means of hardware

5 comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

EPO - DG 1

25. 07. 2002

(106)

1. A method for partitioning a specification in a source code;
characterized in that the method comprises the following steps:

- converting the specification into a plurality of abstract syntax trees;
- partitioning the plurality of abstract syntax trees into at least a first set and a
5 second set, the first set of abstract syntax trees to be implemented by a general-purpose
processor and the second set of abstract syntax trees to be implemented by a co-processor.

2. A method for partitioning according to Claim 1 further comprising the
following step:

- 10 converting the first set of abstract syntax trees to a first partial specification in
the source code and converting the second set of abstract syntax trees to a second partial
specification in the source code.

3. A method for partitioning according to Claim 1 wherein the step of
15 partitioning the plurality of abstract syntax trees into a first set of abstract syntax trees and a
second set of abstract syntax trees comprises a step of out-lining at least one abstract syntax
tree based on profile data.

4. A method for partitioning according to Claim 1 wherein the step of
20 partitioning the plurality of abstract syntax trees into a first set of abstract syntax trees and a
second set of abstract syntax trees comprises a step of out-lining at least one abstract syntax
tree based on programmer provided information.

5. A codesign method for producing a target system; the target system
25 comprising a general-purpose processor and at least one co-processor;
the codesign method comprising the method for partitioning according to
Claim 2, and wherein the first partial specification is converted to object code by means of a
compiler, and the second partial specification is converted to a specification of a co-
processor.

6. A codesign method for producing a target system according to Claim 5, further comprising a step for defining an interface between the general-purpose processor and the co-processor.

5

7. A codesign method according to Claim 5, wherein the specification of the co-processor comprises a specification of an ASIC.

10

8. A codesign method according to Claim 5, wherein the specification of the co-processor comprises a specification of a programmable processor.

9. A codesign method according to Claim 5, wherein the specification of the co-processor comprises a specification of a reconfigurable processor.

15

10. A codesign method according to Claim 6, wherein the interface between the general-purpose processor and the co-processor comprises a remote function call;
the remote function call having a set of parameters;
the set of parameters comprising an identifier for the function to be called, at least one reference pointing to the input data of the function to be called and at least one
reference pointing to the result data of the function to be called.

20

11. A codesign method according to Claim 10 wherein the set of parameters of the remote function call further comprises a reference used for storing information on the return status of the function to be called.

25

12. A codesign method according to Claim 5 wherein the target system further comprises a system memory and a system bus;
the system memory, the general-purpose processor and the co-processor being coupled by the system bus.

30

13. A codesign method according to Claim 12 wherein the co-processor and the system memory are directly coupled.

14. A codesign method according to Claim 5 wherein the general-purpose processor and the co-processor are directly coupled.

15. A codesign method according to Claim 5 wherein the general-purpose
5 processor is a digital signal processor.

16. A partitioning compiler program product being arranged for implementing all the steps of the method for partitioning according to Claim 1 when said partitioning compiler program is run on a computer system.



ABSTRACT:

25. 07. 2002

(106)

Target systems comprising both a general-purpose processor GP and at least one co-processor COP allow combining flexibility and speed for execution of a set of functions. The design of such target systems requires partitioning of a specification in a part to be implemented by the general-purpose processor GP and a part to be implemented by a co-processor COP, known as hardware/software partitioning. The present invention describes a method for partitioning a specification in a source code. In a first step, the specification 301 is converted into a plurality of abstract syntax trees 101. In a second step, the plurality of abstract syntax trees 101 is partitioned into at least a first set 201 and a second set 203. The first set of abstract syntax trees 201 is to be implemented by the general-purpose processor GP and the second set of abstract syntax trees 203 is to be implemented by the co-processor COP. The first 201 and second set 203 of abstracts syntax trees can both be translated to a specification in the original source code language 309 and 311, allowing the user to add manual changes 305 and 307 to the specifications 309 and 311. Furthermore, specific compiler tools as well as specific design tools can be used to convert the specifications 309 and 311 into executable machine code 315 and a specification of the co-processor 319, respectively.

Fig. 3






FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6